Skip to content

uvmcollab

Regular Expression

Home
SV
UVM
IP Blocks
Skills
Tool Guides
Jobs
About

uvmcollab

Home
Home
SV
SV
- SystemVerilog
- Guidelines
  Guidelines
  - Resource guide
- Basics
  Basics
- Configuration
  Configuration
  - Command line
  - Compiler directives
UVM
UVM
- UVM
- Guidelines
  Guidelines
- UVC Templates
  UVC Templates
  - Sequence Item
- Advanced Techniques
  Advanced Techniques
  - HDL Backdoor Access
  - SystemRDL
IP Blocks
IP Blocks
- IP blocks
Skills
Skills
- Skills
- Git
  Git
- GitHub
  GitHub
  - Project Flow
- Tcl
  Tcl
  - Basics
- Bash
  Bash
  - Basics
- Linux
  Linux
  - Basics
  - Regex Regex
    On this page
    
    Reference Material
- Python
  Python
  - Basics
  - uv
Tool Guides
Tool Guides
- Tool Guides
- Synopsys
  Synopsys
  - Tools
- AMD/Xilinx
  AMD/Xilinx
  - Tools
Jobs
Jobs
- Jobs
About
About
- About
- Contacts

On this page

Reference Material

Skills
Linux

Regular Expression¶

Reference Material¶

Websites

Regular Expressions 101
RegExr Website
RegexOne Website

Copyright © 2026 uvmcollab

Made with Zensical